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 A Sampling rate is less than Nyquist rate in some applications because of 
hardware limitations. Consequently, extensive researches have been 
conducted on frequency detection from sub-sampled signals. Previous studies 
on under-sampling frequency measurements have mostly discussed under-
sampling frequency detection in theory and suggested possible methods for 
fast under-sampling frequencies detection. This study examined few 
suggested methods on Field Programmable Gate Array (FPGA) for fast 
under-sampling frequencies measurement. Implementation of the suggested 
methods on FPGA has issues that make them improper for fast data 
processing. This study tastes and discusses different methods for frequency 
detection including Least Squares (LS), Direct State Space (DSS), Goertzel 
filter, Sliding DFT, Phase changes of Fast Furrier Transform (FFT), peak 
amplitude of FFT to conclude which one from these methods are suitable for 
fast under-sampling frequencies detection on FPGA. Moreover, our proposed 
approach for sub-sampling detection from real waveform has less 
complextity than previous approaches from complex waveform. 
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1. INTRODUCTION  
Because of hardware limits, the sampling rate should be below the Nyquist rate in some 
applications. In these cases, the input frequencies should be determined from their sub-sampled waveforms. 
The analog to digital converters (ADCs) and other processing parts can work at low sampling rates. Thus, the 
cost is low, and management and processing of the sampled data are easier [1], [2]. Determination of 
frequency from its multiple under-sampled waveforms has been considered for various applications, such as 
sensor networks [2], [3] and phase unwrapping [4]. In addition, it has been used in synthetic aperture radar 
(SAR) imaging of moving targets [5]. It has been used for wide frequency band, for which the available band 
frequency is greater than the sampling rate [6]. Many attempts have been made to use the Chinese reminder 
theorem that reconstructs a large integer from its remainder modules for under-sampling frequency  
detections [7-9]. The mentioned approaches discuss estimation frequencies from under-sampled complex 
waveforms. In an earlier work, we introduced a formula to determine frequencies from under-sampled real 
waveforms [1].  
For high-speed processing of signals, it is needed to use embedded systems like the FPGA. This 
study adopted the under-sampling frequency detection on the FPGA. Some experimental notes for 
implementation are discussed in this paper. In this work, different methods for realization of under-sampling 
frequency detection were tested on the FPGA and the most appropriate one was chosen. These notes can also 
be useful in other similar implementations, such as filter implementation on the FPGA. 
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2. PROBLEM STATEMENT 
Assume there is a signal with frequency
k




)( ) or real 
waveforms ( )2cos()(   tFAtS
kkk
 [1], where 
k




. However, the proposed implementation of under-sampling frequencies detection on the FPGA is useful 
for both real waveforms [1] and complex waveforms [8]. Here, we present the formula for real waveforms. 
This signal is sampled with p  ADCs (sensors) at rate spss fff ,...,, 21 that signal frequency may be less than 
all sampling frequencies, that is piFf
ksi
,...,1,2   (multiple sampling rates are below the Nyquist rate). 
If sampling frequencies are chosen properly, the unambiguous analog frequency estimation 
k
Fˆ is achieved.  
 





Figure 1. Aliased frequency as a function of analog frequency after sampling at fs 
 
 




f ) and analog frequency F can be obtained as follows: 
 
su
mfFf   or 
su
nfFf 
       (1)
 
 
In (1), m and n  are integer numbers and 
s
f  is sampling frequency.  
This study aimed to understand how to implement sub-Nyquist frequency detection approach on the 
FPGA to find a frequency more than 1 GHz. Thus, we needed a high-speed processing approach (around 200 
MHz) with low use of FPGA resources. Usually, when a signal is processed, many parameters should be 
extracted, and frequency is among them. Hence, resources of FPGA should be reserved for other required 
processing (besides frequency measurement) on the received signal as much as possible. 
 
 
3. TESTING AND DISCUSSION OF DIFFERENT METHODS ON FPGA   
Frequency estimation plays an important role in many digital signals processing applications. There 
are different methods for frequency estimation, such as the Discrete Fourier Transform (DFT), the Least 
Squares (LS), and the Direct State Space (DSS) [10], [11] that are applied in sequential platforms like 
microprocessors. Different methods of under-sampling frequencies detection on the FPGA have not 
discussed in previous studies that we are tested and discussed below. 
 
3.1. Limitation of DSS and LS methods on FPGA 
The DSS and LS methods appear to work better than the DFT algorithm since the algorithm does 
not have discrete bin sizes. But the computational intensity creates a challenging practical real time; 
therefore, we did not use these two methods. 
 
3.2. Limitations of Goertzel filter and Sliding DFT on FPGA based on our testing 
Several properties of the DFT make it suitable for a parallel implementation. There are different 
kinds of DFT realization, such as the Goertzel filter, the Sliding DFT (SDFT) and the Fast Fourier Transform 
(FFT) and those related to the Fourier Transform. We compared several methods of Fourier Transform for 
extracting frequencies of signals, and chose the method that occupied small area in the FPGA (gates) and 
yielded an accurate frequency, while kept the processing speed high. 
The Goertzel filter is typically implemented as a second-order IIR band pass filter [12]. The 
Goertzel algorithm can extract arbitrary frequency components from a given signal. Transformation of the 
output response for the Goertzel algorithm is as: 
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The Goertzel filter is impressive for fast processing implementation, because regardless of N, it 
requires a constant number of operations to compute a successive DFT output. The filter can be realized 
without input buffering, because each sample can be processed as received. We can relate the DFTs of two 
successive windowed sequences, each of length N as the Sliding DFT (SDFT). The SDFT is appropriate, 
because regardless of N, it requires a constant number of operations to compute a successive DFT output 





     (4)
 
 
We tried to implement the SDFT and the Goertzel filter techniques (with similar structures) on the 
FPGA by the Xilinx ISE software. It seems that implementation of these two techniques requires small 
quantity of gates in the FPGA. However, we encountered some problems, solving of which increased usage 
of gates. Thus, amount of gates usage makes the SDFT or the Goertzel filter impractical. The following 
discusses problems in implementation of the SDFT or Goertzel filter on the FPGA. 
The quantization effects in digital filters realized with fixed-point arithmetic were analyzed by 
Beraldin and Steenaart (1989) [14]. Due to the coefficient quantization, the poles and zeros of the system 
function move from their ideal positions to the quantized positions in the z-plane. Therefore, for decreasing 
this effect, registers bits number should be increased. In simulation, it was found that for a tolerable error we 
should choose registers of sin and cos ( Nkje /2 ) more than 12 bits, and register of the previous value of SDFT 
( )1( ny
k
) should be more than 36 bits. We used the register with more bits since increased number of 
register bits will decrease error of quantization. Quantization effect of implementing the SDFT caused error; 
therefore, it was updated by non-recursive FFT output after some samples periodically. We used the FFT 
core with Radix-2 Lite, Burst I/O structure for updating the SDFT. The FFT with Radix-2 Lite type uses 
DSP48Es (gates) less than other types although the latency between input and calculation of FFT is longer 
than other structures. We had to rise bits of registers in the SDFT, thus we could not use (4) for 
implementation of the SDFT in high speed usage (more than 150 MHz). The reason was that we could not 
calculate the previous sample of SDFT )1( ny
k
 in one clock sampling. We had to use a modified  
Equation (5), which describes the relationship between the new sample that should be calculated and three 
previous samples of the SDFT. As such, we solved the problem of speed, but as a result, the number of used 























3.3. Limitation of Phase Changes of FFT based on our Testing 
Moreover, we used the FFT for dividing total band in to a small sub-band (channelization of band), 
followed by phase changes of the Fourier transform output to detect frequencies [15]. The phase change for 
m sample(s) can be obtained from the following. If ][]}[{ kXnxF   is the k
th
 component of the discrete 
Fourier transform of x[n] with N point(s), then the DFT after m sample(s) is as: 
 
][]}[{ /2 kXemnxF Nkmj 
       (6) 
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This technique is similar to frequency estimation technique in time domain [16], but the difference 
is that it is also useful for multi sinusoidal signal. After we simulated this technique in the Xilinx ISE, the 
extracted frequency was not accurate, because quantization effects of the FFT output caused error in its phase 
output. The extracted frequency from the quantized phase was not accurate; thus, we used a different method. 
Problems associated with the mentioned approaches of frequency estimation on the FPGA 
persuaded us to use peak of FFT spectrum amplitude. This method has not shortcoming of previous methods. 
Thus, we described more this method in the next section.  
 
3.4. Peak of Power Amplitude of FFT Output for Fast Undersampling Frequency Detection 
In the previous parts, we practically tested different methods that seem to be usefull approaches for 
fast frequencies detection on FPGA. However, these approaches including, DSS, Goertzel filter, sliding DFT 
and phase changes of FFT have their own limitation for implementation on FPGA. Previous studies [2], [7-9] 
tried to extract input frequency from compex waveform. However, converting received signal to two parts 
Inphase (real) and Quadratire (imaginary) parts need extra equipment (See Figure 2 (a)). Since, complex 
waveform has two parts, inphase and quadrature; thus, two ADCs are needed for sampling at rate 
s
f .The 
proposed approach used undersampling real waveform to extract the frequency of input signal. Thus it needs 
one ADC per sampling frequency and no need extra equipment to convert received signal to complex 



































































Figure 2. Block diagram of undersampling frequency detection from (a) complex waveform of previous 
studies [2], [7-9] and (b) proposed approach from real waveform that 
 
 
Proposed frequency determination procedure for under-sampling real waveform: 
By considering Figure 2, the below procedure was proposed for frequency estimation in noisy under-sampled 
real waveform:  
Step1: Get the maximum range of input signal frequency
max
F  where ],0[ maxFF . 




  which the frequencies 
min
f  and 
max
f  
are determined with respect to power limitation or processing limitation speed in FPGA, characteristic of 
under-sampling and other constrains that is important in practical implementation. 
Step3: Determination the number of ADC and find their sampling frequencies as: 
-Get the number of ADC, i.e. p then find the sampling frequencies that have maximum 
min
  [1] as follows:  
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i  . 
 
A pseudo code for sampling frequencies selection is as follows: 
Choose the pif
si




  were 
min
f  and 
max
f
 are determined with respect to 
power limitationor processing limitation speed in FPGA, characteristic of under-sampling and other 
constrains that is important in practical implementation. 

















































Find the minimum value of (7) with respect to pif
si
,...,1;   and different value of 
i
k  in (7). Save the 
pif
si
,...,1;   that maximize the minimum distance (i.e. 
min
 ) as desired sampling frequency. 
End of code 
 
Or, get the variance (
2 ) of the noise that the proposed algorithm should be extract the desired frequency 
uniquely, i.e. by using of (7) and 
max
  calculate 
min




 ). Also, 
name the maximum range of input signal frequency 
max
F  as 
)max(needed
F  and finally find the minimum number 
of ADC (number of frequency sampling) by considering the maximum tolerable variance of noise as (7). To 




  and 
range of input signal as ],0[
max
FF . Thus, we can calculate the minimum of 
min
 ’s in (7) with respect to 
different values of 
i
k , and compare it with 
)(min needed
 . If minimum value of 
min
 , from (7), is smaller than 
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)(min needed




 , should be increased. To do this, 
it is possible to decrease the lower band (
min
f ). However, it changes the maximum range of input frequency 
[1] 
max



















































F  from (9) is smaller than 
)max(needed
F  then increase number of ADC (number of sampling frequencies) 
and calculate minimum of 
min
  in (7) and 
max
F  in (9), again. Repeat this step until minimum of 
min
  in (7) 
and 
max
F  from (9) to be bigger than 
)(min needed
  and 
)max(needed
F , respectively. Save the number of ADCs as 
needed number of ADCs. 
Or, get the minimum SNR that you want to extract the desired frequency unambiguity and obtain minimum 
of 
max
  that is needed for this from (10) [17] and (7) and named it as 
)(min needed













      (10) 
 
The lower limit on frequency error for any unbiased estimation is given by the Cramer-Rao bound [17]. Here, 
f
 is the standard deviation in Hz, sf is the sampling frequency of signal and sN  is number of samples 







Then, find the minimum number of ADC that can be used to satisfy this SNR value (or 
)(min needed
  value). This 
procedure is named as determining of the minimum number of ADC from desired noise variance.  
Step 4: Find the noisy under-sampled frequencies from output of 
p





 . and real frequency (input analog frequency) that should be extracted from these under 
samplings is F . 
Step5: Calculate the desired frequency from its under-sampled waveforms by following pseudo code: 
 
Extraction of the input frequency from its noisy under-sampled real waveform: 
A pseudo code for extraction of a real frequency from its noisy under-sampled frequencies is obtained in this 
part. 
Step5-1: calculate possible frequency in band, i.e. ],0[
max





when sampled with 
1s
f  and name it tF
1
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Step5-2: Find under samplings of all 
tF
1
ˆ  when are sampled with sampling frequencies pif
si
,...,2;   and 
name these undersampled walues as pif t
ui
,...,2;ˆ  . Therefore, relationship between tF
1
ˆ  and its 
corresponded undersampled pif t
ui
















        (12) 
 
Step5-3: Substitute pif t
ui




  in Equation (12). Then 
calculate : 
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Step5-4: Then find t
i
kˆ  and t
i
vˆ  that minimize the following relationship and name them as 
*ˆ t
i































































































kˆ  and t
i
vˆ  are related to choose of 
1ˆ
i
k  and 1ˆ
i
v . 

































4.  SIMULATIONS AND RESULTS  
4.1. Performance of Peak of FFT Spectrum Amplitude based on our Testing 
Different methods for sub-Nyquist frequency detection on the FPGA were tested in this research as 
discussed in the previous section. Finally, the direct FFT was selected for frequency estimation. The local 
maximum in the index bin of a n-point FFT was taken as frequency. Note that the FFT core [18], (available 
in the Xilinx ISE Tools) in the ISE environment. A Xilinx development board with XC5vsx95T, speed of 2 
and pakage FF1136 of Virtex 5 family were used for testing. We tested sub-Nyquist frequency detection by 
N = 2048 FFTs points and sampling frequency of 200 MHz on the FPGA. With a bin size of bs = 200 MHz/ 
2048 = 97.6 kHz, we hypothesized that the error would never exceed bs/2=48.8 kHz. We chose three 
sampling frequencies between 180-200 MHz, because managing and processing the data with the selected 





































































Figure 3. Under-sampling frequency detection (a) previous studies [2], [7-9] need more ADC and 
Inphase/Quadrature equipments (b) proposed approach. 
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Suitable frequencies for sampling frequency are fs1 = 184, fs2 = 192, fs3 = 200 MHz according to 
Step3 of frequency estimation procedure in the previous section. We adopted sampling frequencies of 200 
MHz, 192 MHz and 184 MHz to maximize the minimum distance (
min
 ) of (7). As shown in Figure 3, we 
used the FFT with 2048 points to extract the input frequency. Then, we used the relationship between the 


















The quantity of consumed gates for implementation of 2048-point FFT is presented in Table 1. 
 
 
Table 1 Synthesis results of a 2048-point FFT core pipelined streaming I/O on XC5vsx95T used 
previous approaches [2], [7-9] and proposed approach (usages for both are same) 
FPGA resource Used Total in FPGA % Usage 
# of slice Register 4741 58880 8 
# of slice LUTs 3569 58880 6 
# of DSP48Es 60 640 9 
#of BRAMs 8 244 3 
 
 












f  the proposed algorithm in 
Step5-1 to 5-5 was used. 
We tested the implementation by input signal with frequency  2/)2)44((
321 sss
fff  
 184)192200(2  MHz968 and the have minimum distance based on (8) that is equal to 8 according to 




fffF   184)192200(2  
MHz600  based on (8). It can be found from Equation (10) that good frequency estimation method (near the 
Cramer-Rao bound) allows correct detection of frequency by the proposed method until the point where 
deviation of frequency is below 
32
8
 (65 dB). The minimum distance between the reminders of each 
frequency in the band with respect to fs1=184, fs2=192, fs3=200 MHz are 8 MHz (7). Therefore, maximum 




Results of testing for signals with different pulse widths and periods of repetition equal to 100 us 
were evaluated and the minimum power for frequency extraction uniquely (Fig. 4) was near -70 dBm for 
greater pulse width. It is shown that increased pulse width alters the minimum power of detectable pulse until 
the number of sample pulses is less than the FFT length. The simulation results in Fig.4 shows 
undersampling frequency detection for proposed approach and previous approach have same performance 





Fig 4. Minimum power detectable with new under-sampling frequency detection method on the 
FPGA for different pulse widths 
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Comparision between proposed and previous studies for undersampling frequency detection can be 
summarized as Table 2. As you can see number of used ADC per sampling frequencies for previous studies 
that used complex aveform (has Inphase and Quadrature parts) was double of proposed approach from real 
waveform. Furturemore, extra equipment was needed in previous studies to obtain complex waveform. Since 
implementation of FFT for complex and real numbers on FPGA is same and same core IP is used for them 
the average usage of resurces for both approaches are same. 
 
 
Table 2. Comparision between proposed and previous studies approaches 
Method No. ADC per 
samling 
frequencies 
Extra equipment Average FPGA 






2 Equipment for convert received signal to complex 
waveform 
8% 
Proposed method 1 No need 8% 
 
 
In sensor networks, energy consumption and cost of hardware implementation are important 
factores [19], [20]. Our proposed simple hardware can save cost and energy. Therefore, it is useful for 
sensors in sensor networks. 
 
 
5.  CONCLUSIONS  
This paper examined and discussed different methods for estimation of sub-sampled frequency on 
the FPGA. We implemented different methods on the FPGA for Sub-Sampling frequencies detection, 
including Least Squares, Direct State Space, Goertzel filter, Sliding DFT, Phase changes of FFT, peak 
amplitude of FFT. Shortcoming and advantages of each method during the implementation on FPGA were 
discussed and tested. Note that, shortcomings of these methods are not discussed specifically in previous 
studies. Finally, an appropriate method for under-sampling frequency detection on the FPGA was chosen. 
Implementation and modification of codes on the FPGA are time-consuming procedures and require 
knowledge of hardware. Therefore, this work can help choose an appropriate approach for implementation of 
sub-sampling frequency detection on the FPGA from Least Squares, Direct State Space, Goertzel filter, 
Sliding DFT, Phase changes of FFT, peak amplitude of FFT spectrum. After choosing an appropriate method 
that is Peak of FFT spectrum amplitude, it is possible to use usual ADCs, which usually work under 1 Giga 
sample/sec to detect frequencies much higher than its sampling rate. Detection of higher frequency by lower 
sampling rate has been applied to various areas, such as sensor networks and radars signal processing. Our 
proposed approach, undersampling frequency detection from real waveform, needs less ADC and no need 
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